

a patterned oxide layer disposed over the substrate;  
a layer of undoped silicate glass disposed over the patterned oxide layer;  
a layer of borophosphorous silicate glass over the layer of undoped silicate glass;  
a planarized layer of plasma-enhanced tetraethyl orthosilicate over at least a first portion of the layer of the borophosphorous silicate glass, and not overlaying at least a second portion of the borophosphorous silicate glass layer, the second portion separated by a distance from the first portion; and

a layer of plasma-enhanced tetraethyl orthosilicate overlaying the planarized layer of plasma-enhanced tetraethyl orthosilicate and directly overlaying and being in contact with at least the second portion of the borophosphorous silicate glass region, said layer of undoped silicate glass, said layer of borophosphorous silicate glass, said planarized plasma-enhanced tetraethyl orthosilicate, and said layer of plasma-enhanced tetraethyl orthosilicate together forming a pre-metal dielectric stack.

6' *omit*  
2. The structure of claim 1 wherein the layer of borophosphorous silicate glass has a thickness between approximately 2,000 and 8,000 angstroms.

3. The structure of claim 1 wherein the second layer of plasma-enhanced tetraethyl orthosilicate is planar.

4. The structure of claim 3 wherein a combined thickness of the oxide layer, the layer of undoped silicate glass, the layer of borophosphorous silicate glass, and the second layer of plasma-enhanced tetraethyl orthosilicate is less than 15,000 angstroms.

6. (Thrice Amended) An integrated circuit, comprising:  
a substrate; ✓  
a first dielectric layer disposed on the substrate;  
a layer of undoped silicate glass disposed on the dielectric layer;  
an unplanar layer of borophosphorous silicate glass disposed on the layer of undoped silicate glass, said planar layer having an uppermost surface;

a planar dielectric layer disposed on the unplanar layer of borophosphorous silicate glass, said planar dielectric layer having an uppermost surface substantially even with the uppermost surface of said unplanar layer of borophosphorous silicate glass; and

a second dielectric layer disposed on the planar dielectric layer and the uppermost surface of said unplanar layer of borophosphorous silicate glass, said layer of undoped silicate glass, said layer of borophosphorous silicate glass, said planar dielectric layer, and said second dielectric layer together composing a pre-metal dielectric stack.

7. The integrated circuit of claim 6 wherein the planar dielectric layer comprises plasma-enhanced tetraethyl orthosilicate.

9. The integrated circuit of claim 6 wherein the second dielectric layer is tetraethyl orthosilicate

10. The integrated circuit of claim 6 wherein the second dielectric layer is plasma-enhanced tetraethyl orthosilicate disposed on the planar dielectric layer; and

wherein the planar dielectric layer comprises plasma-enhanced tetraethyl orthosilicate.

20. A semiconductor device sub-structure, comprising:  
a substrate;

an oxide layer disposed over the substrate in a pattern having a physical contour of at least one or more recessed portions and at least one or more extended portions;

a layer of undoped silicate glass disposed over the patterned oxide layer and having a physical contour of recessed and extended portions corresponding to the physical contour of the oxide layer;

a layer of doped silicate glass over the layer of undoped silicate glass and having a physical contour of recessed and extended portions corresponding to the physical contour of the layer of undoped silicate glass;

a first substantially planar layer of dielectric material covering at least one or more of the recessed portions of the layer of the doped silicate glass, and exposing at least one or more of the extended portions of the layer of the doped silicate glass layer; and

a second layer of dielectric material covering the first substantially planar layer of dielectric material and being in direct contact with the at least one or more extended portions of the layer of the doped silicate glass layer.

22. The device of claim 20 wherein the layer of doped silicate glass is a layer of borophosphorous silicate glass.

G<sup>1</sup>  
lined

23. The device of claim 22 wherein the first layer of dielectric material is a layer of plasma-enhanced tetraethyl orthosilicate.

24. The device of claim 23 wherein the second layer of dielectric material is a layer of plasma-enhanced tetraethyl orthosilicate.

25. The device of claim 24 wherein the second layer of dielectric material is substantially planar.

26. The device of claim 25 wherein the layer of borophosphorous silicate glass has a thickness between approximately 2,000 and 8,000 angstroms.

27. The device of claim 26 wherein a combined thickness of the oxide layer, the layer of undoped silicate glass, the layer of borophosphorous silicate glass, and the second layer of plasma-enhanced tetraethyl orthosilicate is less than 15,000 angstroms.

---

28. (New) A semiconductor structure, comprising:

a substrate;

a patterned oxide layer disposed over the substrate;

a layer of undoped silicate glass disposed over the patterned oxide layer;

G<sup>2</sup>

a layer of borophosphorous silicate glass over the layer of undoped silicate glass, said layer of borophosphorous silicate glass having an upper surface having a highest surface region and a lowest surface region;

a planarized layer of plasma-enhanced tetraethyl orthosilicate disposed on said layer of borophosphorous silicate glass said planarized layer having a thickness less than or approximately equal to a difference in the highest surface region and the lowest surface region of the BPSG layer; and

6a  
lmsl.  
a layer of plasma-enhanced tetraethyl orthosilicate overlaying and being in contact with the planarized layer of plasma-enhanced tetraethyl orthosilicate and directly overlaying and being in contact with the highest surface region of the borophosphorous silicate glass region, said layer of undoped silicate glass, said layer of borophosphorous silicate glass, said planarized plasma-enhanced tetraethyl orthosilicate, and said layer of plasma-enhanced tetraethyl orthosilicate together forming a pre-metal dielectric stack.

---

#### REMARKS

Claims 1-4, 6, 7, 9, 10, 20 and 22-27 are pending in the application. Claims 1, 6 and 20 stand rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicants regard as the invention. Claims 1, 6 and 20 stand rejected under 35 U.S.C. 103(a) as being unpatentable over Figures 1-3 of Ngo et al. (U.S. 6,127,261) in view of Figure 7b Dawson (U.S. 5,503,882). *Examiner's Office Action* p. 3 (03 Oct. 2002).

Claims 1 and 6 have been amended, and new claim 28 has been added by amendment herein. Applicants assert that the amendments of claims 1 and 6 have alleviated Examiner's 35 U.S.C. 112, second paragraph, concerns. Applicants respectfully point out that claim 20 does not have the recitations pointed out in Examiner's 35 U.S.C. 112, second paragraph rejection, and thus respectfully asks that Examiner withdraw such rejection of claim 20.